Abstract: A Low-area Low Drop-out (LDO) regulator using the body biasing technique is presented. The body biasing technique can decrease the threshold voltage and increase the drain current. The technique is applied to the error amplifier, voltage buffer and pass transistor in the proposed LDO regulator to reduce chip size and provide the proposed LDO regulator with the same performance as the conventional LDO regulator. A pass transistor using the technique can reduce its size by 5.5% at 100mA load condition. The proposed current mirror in the error amplifier and voltage buffer has about 61% smaller area at coterminous performance. The proposed LDO regulator showed about 26% smaller area, not including the bias blocks, while it showed coterminous performance and characteristics.
Introduction
The size, performance, variable output signal and cost of power management ICs must be also considered before these ICs can be applied to portable systems. Because the main power supply for mobile devices is the battery, smart power management IC (SPMIC) technology realized by a single chip is required. This IC would include a power converter, which would generate various DC voltages from the battery for the device. Therefore, one-chip integration technology is needed to increase the market competitiveness of SPMIC. Recently, the power-supply voltage for many commercial VLSI chips has decreased to 3V, and it will continue to decrease to even lower levels. This trend is driven by many factors simultaneously: feature-size scale-down in VLSI technologies, power management in large VLSI chips, and increased demand for mobile or portable battery-operated products. The scale-down trend, however, presents great challenges to analog and mixed analog-digital chip designers because of problems such as higher sub-threshold conduction, increased gate-oxide leakage, lower output resistance and so on. In addition, this trend requires a high performance processing technique. So it is difficult to reduce the transistor size and VLSI chip size.
[2]- [4] In this paper, a novel LDO regulator using the body biasing technique is proposed. The LDO regulator has become a power management IC, widely used in portable electronics to realize low profile, low dropout, low supply current and small area.
[4] The body biasing technique can reduce the threshold voltage limit effectively by controlling the weak positive bias between the body and source of a transistors, can reduce the threshold voltage limit by controlling the weak positive bias to reduce the transistor size and PMIC chip area. Furthermore, it is completely compatible with the standard CMOS process. The IC was manufactured based on the results of previous work,[1] The manufactured IC was verified and analyzed for its performance and characteristics.
Body Biasing Technique

Body Effect
Drain current is a function of both gate-source and body-source voltages. The gate-source voltage controls the vertical electric field, which controls channel conductivity and therefore the drain current. On the other hand, the body-source voltage changes the threshold voltage, which changes the drain current when the gate-source voltage is fixed. This effect, which is due to the influence of the substrate acting as a second gate, is called the body effect. 
Eq. (1) Where V TH0 denotes the threshold voltage(V th ) with V SB =0(as studied earlier), and γ and Φ F are technology-dependent parameters for a p-channel transistor. The source terminal in pMOSFET is connected to potential V S with respect to ground while the body is connected to the potential V B through the N+ contact. The dashed line added to the transistor symbol indicates the body terminal. V BS is denoted as the voltage difference between the body and the source.
[3] Reverse body bias, in which a negative source-to-body voltage is applied to a p-channel transistor, raises the V th and thereby occupies a larger size compared with not using body biasing transistor at the same drain current. Forward body bias, on the other hand, lowers the V th by applying a positive source-to-body voltage and thereby occupies a smaller size under the previous conditions. [1],[2] So, the voltage difference between the body and source affects the V th and the transistor size within a certain current range. In this paper, a forward body bias is applied to the p-channel transistor to lower the transistor V th and reduce transistor size. The forward body biasing scheme is favorable because it reduces transistor size at the same V th . But a strong body bias voltage activates parasitic devices such as the bipolar transistor and p-n junction diode in MOSFETs.
[3] So, a forward body bias voltage is limited to certain value to prevent the operation of parasitic devices and to provide stable operation.
Body Bias Methodologies
The proper forward body bias voltage without activation of parasitic devices was obtained by experiment and simulation. Another is the temperature coefficient of V th in the MOSFET. Generally, the parameter most affected by temperature is V th , which can shift by 1 mV or more per degree Centigrade. A shift of 100 mV between hot and cold is not unusual and this must be taken into account in design for if the part is operated across a wide temperature range. Such as shift would also induce variations in the gate overdrive voltage (V gs -V th ), which would make the design much more complex. Thus, the circuit body bias should be controlled as a function of a temperature to maintain the gate overdrive voltage constant as possible.
[1]-[3] The I BS -Temp characteristic is shown in Fig. 3 . It shows the simulation results of the CS amplifier in Fig. 2 with respect to temperature variation between -30°C and 130°C based on the results of Fig. 2 . It would have a negative effect on the total current consumption if the body voltage exceeds 0.5V because the leakage current would dominate over the 10uA current of the active load. Thus, the body bias voltage is limited to about 0.4V or less to reduce the leakage current of parasitic devices such as the parasitic bipolar and the p-n junction diode and to decrease the effect of temperature variation.
Two body biasing methodologies exist.
[2] The simplest body bias methodology applies a fixed body bias voltage to the transistors with the body bias value set during design to the transistors , whose body biases were set during design. However, this methodology has a disadvantage about various input voltages because a fixed body bias voltage varies V th . In order to overcome this disadvantage and fix V th , a more advanced body bias methodology applies an adaptive body bias. With this methodology, designers do not have to build as much margin about the input voltage range into their designs. Thus, the adaptive body bias methodology is used in this paper. Fig. 4 shows the block diagram of the proposed LDO regulator in this paper. The proposed LDO regulator consists of a band-gap reference, error amplifier, voltage buffer, pass transistor, internal compensation capacitor, feedback resistors (R fb1 and R fb2 ) and load capacitor.
The Proposed LDO Regulator
[5]-[6] The body biasing technique is applied to the pass transistor and current mirrors in the error amplifier, and the voltage buffer to reduce chip size and maintain the same performance as conventional LDO regulator. 
Pass Transistor
The most critical aspect of an LDO regulator design is the choice of the pass transistor. It affects virtually every critical performance metric of a regulator \including dropout, stability and regulation. Furthermore, with the pass transistor consuming upwards of 50% of the die space, the commercial practicality of an LDO regulator depends largely on the pass transistor's current drive per die area. In order to drive a large load and achieve low dropout , the pass transistor should have a large aspect ratio (W/L). However, a large pass transistor has a large gate capacitance and causes system instability and slow transient responses. [5] However, the body biasing technique can decrease dropout voltage, regardless of additional gate parasitic capacitance and system instability due to the use of a large pass transistor. Therefore, a forward body bias is applied to the p-channel pass transistor to reduce transistor size as well as dropout voltage. The dropout voltage characteristic is shown in Table I . DC sweep analysis was used to calculate the dropout voltage under forward body bias voltage from 0 to 0.6V. The body bias was supplied from an internal adaptive bias source and V SB was about 0.4V. The dropout voltage (V DO ) used for moderate size M pass is about 368mV at 150mA load condition and the body biasing transistor's V DO is about 350mV at same load condition. The voltage difference is 18mV and in order to achieve the same V DO , the pass transistor can reduce its size by 5.5%.
Current-mirror in LDO Control Block
An error amplifier generates an error signal by comparing the bandgap reference voltage and the feedback signal from a resistive-divided output voltage.
A voltage buffer is used to drive loads at a high slew-rate and to increase stability in different load conditions. The use of the current bias in the LDO control blocks can result in higher insensitivity of the circuit to variations in power supply and temperature than the use of the voltage bias.
[4]- [6] In order to supply from non-sensitive current to the LDO control block, the current source transistor should have high output resistance, which can decrease the current variation. So, current source transistors should be long or have a cascode structure.
[3] Longer length demands wider width or the use of a multiplier to achieve a certain value of current. In this paper, the proposed current mirrors using the body biasing technique is applied to the p-channel transistors in the proposed LDO control blocks to reduce chip size and maintain the same performance as conventional current mirrors. OR like the following sentence: The current mirrors consisting of pMOSFET transistors Mp1~Mp8, Ms3 and Ms6 are applied with the body biasing technique to reduce chip size while maintaining the same performance as the conventional current mirrors.
The proposed current-mirrors is shown in Fig. 5 . Diode-connected nMOSFET transistors Mb1, Mb2 are used to generate the body bias voltages (V pb1 , V pb2 ) of the cascode current mirror in Fig. 5.(a) . Mb1 and Mb2 provide the moderate voltage via connection between drain and source. In other words, the body biasing circuit consumes the leakage current because the input resistance in the MOSFET is essentially infinite. In addition, the use of the cascode current mirror increases the output resistance and makes the current less sensitive to supply-voltage variations.
[4] It is shown the output resistance and the layout area compared with the conventional current mirror in Fig. 5. (b) , (c). The current mirrors which were not applied with the body biasing technique occupied an area of 81*52 (um 2 ) and the output resistance was about 700MΩ. The proposed current mirrors, which were applied with the body biasing technique, occupied an area of 63*26 (um
2
) and the output resistance was about 670MΩ. The output resistances exhibited similar characteristics for supply-voltage variations. Therefore, the proposed current mirror can save chip area by about 61% compared with the conventional current mirror.
It is shown the phase margin, gain, the layout area compared with the conventional current mirror in Fig.6 . It is simulated in 0.13um process to verify advantage of lower scale process. The current mirrors which were not applied with the body biasing technique occupied an area of 52*28 (um 2 ), The proposed current mirrors, which were applied with the body biasing technique, occupied an area of 24*28 (um 2 ). Area is reduced by approximately half, even though the phase margin and gain is almost the same. Fig.7 . shows the simulated loop gain characteristics of the proposed LDO regulator. Simulations are performed at full load current condition of 150mA and no load condition. At full load condition the loop gain is 52dB and the phase margin is 85°. At no load condition the loop gain is 68dB and the phase margin is 88°. 
Fabrication and Experimental Results
The manufactured IC was verified and analyzed for its performance and characteristics by using probe-station and measurement equipment. We measured line regulation, load regulation, quiescent current and temperature dependence of output.
Proposed LDO was manufactured and characterized based on the results of previous work. [1] Input voltage range was 2.7~4.5V, load condition range 0~150mA and quiescent current 75uA. An output capacitor of 2.2uF with 1~300mΩ equivalent series resistance (ESR) was used for simulation to obtain stability under various load conditions.
Layout
The conventional LDO regulator layout and the proposed LDO regulator layout are compared in Fig. 8 . The effective die area of the conventional LDO regulator is 84,000 (um 2 ) not including the testing pads and bias blocks. The effective die area of the proposed LDO regulator is 62,200 (um 2 ), which is approximately 26% than that of the conventional LDO. 
Measurement Results
The manufactured IC was measured for line regulation, load regulation, quiescent current and variations according to temperature.
Line regulation (a) indicates the variations in output voltage according to input voltage. Output voltage was measured with variation of input voltage from 0~5V. As the result, both LDO regulators showed approximately 0.02V of variation when both input voltages were approximately 2.5V~5V. Load regulation (b) is a method for measuring the performance of a circuit while the output voltage is maintained and the load conditions are changed. The performance of circuit was measured when the load current was changed from 0 to 100mA, and its variation showed approximately 100mV. The quiescent current (c) is the difference between the input current and the output current. A small quiescent current would result in high current efficiency. The minimum quiescent current was measured to be approximately 72uA when the input voltage was approximately Vout+0.2V and 2.5V. When the input voltage was 5V, the maximum quiescent current was approximately 74uA. Because a MOSFET was used instead of a BJT element, smaller quiescent current was measured. When the temperature (d) of LDO
